



imec

**SENECA: Building a fully digital neuromorphic processor,
design trade-offs and challenges**


Guangzhi Tang

guangzhi.tang@imec.nl

Hardware Efficient AI, imec the Netherlands

Neuromorphic and Hardware Efficient AI Research

@ imec the Netherlands



[1] Stujit, et al., Frontiers in Neuroscience, 2021.

[2] Detterer, et al., in submission.

[3] Tang, et al., Frontiers in Neuroscience, 2023.

Neuromorphic and Hardware Efficient AI Research

@ imec the Netherlands




μ Brain [1]




- Asynchronous
- Lightweight

Argus [2]




- Multicore
- Sensor-fusion

SENECA [3]




- Flexible
- Scalable



HW-Algorithm Co-optimization

Instruction	Description	Energy [107]
ADDSUBMULDIV	Arithmetic ops.	2.2
GTSMAXMIN	2x16bit Arithmetic ops.	1.2
COMPAR	Compare ops.	1.2
ANDOR	Bitwise ops.	1.1
SHLRLR	Shift ops.	1.2
PE	Event ops.	1.1
BRND	Branch ops.	1.4
EVN	Event Capture	1.1
MEM	4 32-bit memory accesses	1.7
MEMD	Data Read Load/Store	1.7
MEMV	4 32-bit memory accesses	1.6
RISC-V	Per Instruction	11.6
processor	processor	10.0




Instruction-level benchmarking [4]




Design space exploration [5]


Neuromorphic Algorithms & Datasets




Sensor Fusion Dataset [6]



Delta DNN [8]




Synaptic Delay [7]



Event RNN [9]

Software Design



Event-driven Simulator [10]

SDK & Mapper

[4] Tang, et al., ISCAS, 2023.
[5] Shidqi, et al., under review.

[6] Muller, et al., RadarConf, 2023.
[7] Patiño-Saucedo, et al., ISCAS 2023.

[8] Yousefzadeh, et al., IJCNN, 2022.
[9] Wang, et al., in submission.

[10] Nembhani, et al., under review.

Neuromorphic and Hardware Efficient AI Research

@ imec the Netherlands



μBrain [1]




- Asynchronous
- Lightweight

Argus [2]



- Multicore
- Sensor-fusion

SENECA [3]



- Flexible
- Scalable

Increase Sensor and Compute Complexity



HW-Algorithm Co-optimization

Technology	Configuration	Energy [mJ]
ARMv8-M-M77	ARMv8-M-M77	1.2



Instruction-level benchmarking [4]



Design space exploration [5]

Neuromorphic Algorithms & Datasets



Sensor Fusion Dataset [6]



Delta DNN [8]




Synaptic Delay [7]



Event RNN [9]


Software Design



Event-driven Simulator [10]


SDK & Mapper

Trade-offs in Digital Neuromorphic Architecture Design



SENECA

Scalable Energy efficient Neuromorphic Computer Architecture





- **Memory** – Unified, 3-level hierarchy with register, SRAM, shared memory
- **Multiplexing** – Axon and neuron
- **Programmability** – Fully programmable for synapse, neuron, architecture, learning
- **Asynchronous** – Core-to-core asynchrony
- **Interconnectivity** – Multicasting NoC, software compression

Optimizing event-driven processing on SENECA

Event-driven neural network processing

Event-driven Network
(Input event integrate to all post-synaptic states)



Event Receiving

Task Decoding



Neural Processing

Event Generation

Optimizing event-driven processing on SENECA

Event-driven neural network processing

Event-driven Network
(Input event integrate to all post-synaptic states)



Event Receiving

Task Decoding



Neural Processing

Event Generation

Optimizing event-driven processing on SENECA

Event-driven neural network processing

Event-driven Network
(Input event integrate to all post-synaptic states)



Event Receiving

Task Decoding




Neural Processing

Event Generation


Optimizing event-driven processing on SENECA

Design space exploration


Event-driven Network
(Input event integrate to all post-synaptic states)




(Exp1) RISC-V Only



(Exp2) Using NPES



(Exp3) Using Loop Controller



(Exp4) Using Event Generator




Experiment	Latency (μ S)	Energy (μ J)
RISC-V Only	6625	34.0
+NPES	1098	6.71
+Loop Controller	541	2.81
+Event Generator	400	2.10

>15x HW
Improvement


Optimizing event-driven processing on SENECA

Design space exploration


Event-driven Network
(Input event integrate to all post-synaptic states)




(Exp1) RISC-V Only




(Exp2) Using NPES



(Exp3) Using Loop Controller



(Exp4) Using Event Generator




Spike Grouping
Reduce data movements

Experiment	Latency (μ S)	Energy (μ J)
RISC-V Only	6625	34.0
+NPES	1098	6.71
+Loop Controller	541	2.81
+Event Generator	400	2.10
+Spike Grouping	218	1.20

300x vs Loihi
6x vs SpiNNaker2

Event-driven Convolutional Neural Network

Existing problems of convolutional neural network on large-scale digital neuromorphic HW




Problem 1: State Memory

- Store all states on-chip
- Unbearable for high-res

Problem 2: Layer Latency


- Event generate after step sync
- Additional latency per layer



Event-driven Convolutional Neural Network

Event-driven Depth-first Convolution on SENECA


Single SENECA core processing 3x3 Convolution + 2x2 Max-Pooling



Event-driven Convolutional Neural Network

Event-driven Depth-first Convolution on SENECA

Single SENECA core processing 3x3 Convolution + 2x2 Max-Pooling



Reduce state memory cost
 $X*Y*C$ to $\min(X,Y)*C*4$

Reduce layer latency
Full layer to **First** event


Improve vs	Energy	Latency	Area
Loihi	>50x	>3x	>3x
TrueNorth	>9x	>3x	>100x

* 5-layer CNN: (8c3k2p)-(16c3k2p)-(32c3k2p)-128-class

Event-driven Convolutional Neural Network

Event-driven Depth-first Convolution on SENECA

Single SENECA core processing 3x3 Convolution + 2x2 Max-Pooling



Limitations:

1. Overheads on buffering and sorting input events.
2. Difficulties for synchronizing a multi-core single-layer mapping in asynchronous system.
3. Only non-stateful convolutional layer can benefit on state memory reduction.

Hardware Efficient AI Team @ imec the Netherlands

ORIGINAL RESEARCH article



Front. Neurosci., 23 June 2023
Sec. Neuromorphic Engineering

Volume 17 - 2023 |
<https://doi.org/10.3389/fnins.2023.1187252>

This article is part of the Research Topic
Spike-based learning application for neuromorphic
engineering

[View all 16 Articles >](#)

SENECA: building a fully digital neuromorphic processor, design trade-offs and challenges

 Guangzhi Tang¹  Kanishkan Vadivel¹  Yingfu Xu¹  Refik Bilgic²  Kevin Shidqi¹
 Paul Detterer¹  Stefano Traferro¹  Mario Konijnenburg¹  Manolis Sifalakis¹
 Gert-Jan van Schaik¹  Amirreza Yousefzadeh^{1*}

¹ Imec, Eindhoven, Netherlands

² Imec, Leuven, Belgium

Team Members



Amirreza



Guangzhi



Kanishkan



Paul



Gert-Jan



Manolis



Yingfu



Kevin



Alexandra

Students



Refik



Prithvish



Shenqi



Cina



Roy

...



This technology is partially funded and initiated by the Netherlands and European Union's Horizon 2020 research and innovation projects **TEMPO** (ECSEL Joint Undertaking under grant agreement No 826655), **ANDANTE** (ECSEL Joint Undertaking under grant agreement No 876925), **DAIS** (Key Digital Technologies Joint Undertaking under grant agreement No 101007273) and **REBECCA** (Key Digital Technologies Joint Undertaking under grant agreement No 101097224).



mtec

embracing a better life